CYCLES.TXT: Difference between revisions

From Atari Wiki
Jump to navigation Jump to search
(Olivier.jan moved page CYCLES.TXT to CYCLES.TXT/fr: Renaming for language version)
Tag: New redirect
 
(Replacing content of with translated version)
Tag: Removed redirect
Line 1: Line 1:
  +
<pre>
#REDIRECT [[CYCLES.TXT/fr]]
 
  +
SHIZUKA is pleased to present this table of 68000 cycles, created in two evenings with the significant help of:
  +
  +
craft2 ( stedi )
  +
hard drive ( wow, the speed )
  +
"68000 instruction guide, vol 2 by NACHTMANN at PUBLITRONIC"
  +
  +
Please distribute this table without modifying the header.
  +
  +
Effective address calculation
  +
  +
b/w l
  +
  +
dn 0 0
  +
an 0 0
  +
(an) 4 8
  +
(an)+ 4 8
  +
-(an) 6 10
  +
d16(an) 8 12
  +
d8(an,xi) 10 14
  +
abs.w 8 12
  +
abs.l 12 16
  +
d16(pc) 8 12
  +
d8(pc,x1) 10 14
  +
imm 4 8
  +
  +
...
  +
  +
interruption 44#
  +
violation de privilège 34
  +
trace 34
  +
trap 38
  +
trapvs 34
  +
  +
+ add the effective address calculation time
  +
* maximum duration
  +
# 4 clock periods included for the interrupt cycle
  +
  +
</pre>

Revision as of 15:31, 16 December 2023

SHIZUKA is pleased to present this table of 68000 cycles, created in two evenings with the significant help of:

craft2 ( stedi )
hard drive ( wow, the speed )
"68000 instruction guide, vol 2 by NACHTMANN at PUBLITRONIC"

Please distribute this table without modifying the header.

Effective address calculation

                b/w     l

dn              0       0
an              0       0
(an)            4       8
(an)+           4       8
-(an)           6       10
d16(an)         8       12
d8(an,xi)       10      14
abs.w           8       12
abs.l           12      16
d16(pc) 8       12
d8(pc,x1)       10      14
imm             4       8

...

interruption               44#
violation de privilège     34
trace                      34
trap                       38
trapvs                     34

+ add the effective address calculation time
* maximum duration
# 4 clock periods included for the interrupt cycle